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Abstract—Specialized coprocessors for Multiply-Accumulate
(MAC) intensive workloads such as Deep Learning are becoming
widespread in SoC platforms, from GPUs to mobile SoCs. In
this paper we revisit NTX (an efficient accelerator developed
for training Deep Neural Networks at scale) as a generalized
MAC and reduction streaming engine. The architecture consists
of a set of 32 bit floating-point streaming co-processors that are
loosely coupled to a RISC-V core in charge of orchestrating
data movement and computation. Post-layout results of a recent
silicon implementation in 22 nm FD-SOI technology show the
accelerator’s capability to deliver up to 20 Gflop/s at 1.25 GHz
and 168 mW. Based on these results we show that a version of
NTX scaled down to 14 nm can achieve a 3× energy efficiency
improvement over contemporary GPUs at 10.4× less silicon area,
and a compute performance of 1.4 Tflop/s for training large
state-of-the-art networks with full floating-point precision. An
extended evaluation of MAC-intensive kernels shows that NTX
can consistently achieve up to 87% of its peak performance
across general reduction workloads beyond machine learning.
Its modular architecture enables deployment at different scales
ranging from high-performance GPU-class to low-power embed-
ded scenarios.
Index Terms—Processor Architecture, Accelerator, Deep
Learning, VLSI, Linear Algebra
I. INTRODUCTION
Specialized accelerators for parallel MAC intensive work-
loads are becoming essential platforms ranging from mobile
SoCs to high-performance GPUs, due to the widespread
diffusion of Deep Neural Networks (DNNs) into various
classification and recognition tasks [1], [2]. Yet most such
accelerators are narrowly specialized for inference only [2]–
[5]. Acceleration of training and more general MAC-intensive
workloads has only received moderate attention thus far [6]–
[8] and is still mainly carried out using GPUs [9].
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Figure 1. Top-level block diagram of one HMC enhanced with m processing
clusters. The LoB contains the vault controllers, main interconnect, and the
four serial links that lead off-cube. The proposed processing clusters attach
directly to the main interconnect and gain full access to the HMC’s memory
space and the serial links. Each cluster consists of a DMA unit, a TCDM,
and one or more RISC-V processor cores augmented with NTX streaming
co-processors.
Training of DNNs and general MAC-intensive workloads
incur additional complexity due to additional data dependen-
cies and higher accuracy requirements when compared to
inference. At the same time the parameter memory footprint
of typical DNNs has grown rapidly from a few MB to several
tens or hundreds of MB over the last years [10], [11]. The
corresponding training data sets are bound to grow as well,
since larger networks require more training data in order to
reach good generalization performance. These observations
suggest that Processor-in-Memory (PiM) architectures that
leverage lower access latencies and efficient data movement
mechanisms should be closer investigated in the context of
DNN training.
In this work we revisit NTX, a recently proposed PiM
NTX
Figure 2. Block diagram of the NTX accelerator. It contains 5 hardware loops; 3 address generator units; a double-buffered command staging area in the
register interface; a main controller; and a FPU with a comparator, index counter (for argmax calculations) and a fast FMAC unit. The employed depths for
all FIFOs are indicated and have been determined in simulations for a TCDM read-latency of 1 cycle.
accelerator for deep learning applications [12]1. In particu-
lar we provide results of a recently taped out variant that
consists of a single processing cluster with 1 RISC-V core
and 8 NTX accelerators, capable of delivering 20 Gflop/s
at 1.25 GHz in 22 nm FD-SOI technology. Based on post-
layout simulation results, we show that a HMC extended with
NTX can achieve a compute performance of 1.4 Tflop/s at
an efficiency of 63.5 Gflop/s W while training large state-
of-the-art networks at full 32 bit floating-point precision. In
addition, we investigate NTX’s applicability to and efficiency
operating on more general kernels beyond machine learning,
such as basic linear algebra subprograms and stencil codes.
These are important methods in many domains, e.g. for solving
least squares or finite difference problems in image and signal
processing applications such as simultaneous localization and
[13], optical flow estimation and inpainting [14], [15], and
weather and seismic modeling [16], [17]. The contributions of
this paper are:
• post-layout timing and power results based on a design
recently taped out in 22 nm technology; and
• an extended performance analysis of general reduction
kernels beyond deep learning.
We find that NTX is a competitive solution for general
reduction applications. Its modular architecture enables de-
ployment at scales other than training in a data center, for
example as an accelerator for low power data analytics on
edge devices.
II. ARCHITECTURE
In the following we provide a short overview of the NTX
architecture outlined in more details in [12]. The Logic Base
1This invited paper summarizes the IEEE Transactions on Computers article
[12] (in press), and extends it with results from a recent tape out in 22 nm
and additional kernel benchmarks beyond the realm of deep learning.
(LoB) of a HMC offers a unique opportunity to introduce a
PiM as depicted in Figure 1. The memory dies are subdivided
into vertically connected vaults, with corresponding memory
controllers on the LoB connected to the serial links via
the main interconnect. Our architecture consists of multiple
processing clusters attached to this interconnect which thus
gain full access to the entire HMC memory space, and sibling
HMCs attached via the serial links.
A. Processing Cluster
We combine a small 32 bit RISC-V processor core
(RV32IMC) [18] with multiple NTX co-processors. Both op-
erate on shared 64 kB TCDM (reduced from 128 kB in [12]).
The memory is divided into 32 banks that are connected to
the processors via an interconnect offering single-cycle access
latency. An additional DMA engine allows the transfer of two-
dimensional data planes between the TCDM and the HMC’s
memory space. The RISC-V processors perform address cal-
culation and control data movement via the DMA. Actual
computation is performed on the data in the TCDM by the
NTX co-processors which we describe in the next section. An
additional explicitly managed 1.25 MB of memory outside the
clusters holds the RISC-V binary executed by the processors
and may be used by the program to cache frequently used data
and shared variables.
B. Network Training Accelerator (NTX)
The computations involved in DNNs training and many
stencil codes are highly regular and can be broken down into
a collection of reduction operations. The NTX co-processor is
capable of performing thousands of FMAC cycles directly on
the TCDM without any RISC-V core intervention or explicit
load or store instructions. The architecture of NTX is depicted
in Figure 2. It consists of four main blocks: the FPU containing
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NTX Commands:
Figure 3. The structure of nested loops that can be directly offloaded to NTX
(a), and an overview of the supported commands and their throughput (b).
[..|..] indicates a choice of options; *AGU0 indicates memory access at
address AGU0.
the main data path, the register interface for command of-
floading, the controller that decodes the commands and issues
micro-instructions to the FPU, and the address generators and
hardware loops.
C. FMAC and FPU
The floating-point unit (FPU) in NTX can perform fast
FMAC operations with single-cycle throughput. It is based
on a Partial Carry-Save (PCS) accumulator which aggregates
the 48 bit multiplication result at full fixed-point precision
(≈300 bit). After accumulation the partial sums are reduced in
multiple pipelined segments. The employed format has been
aligned with IEEE 754 32 bit floats. The wide accumulator and
deferred rounding allows NTX to achieve higher precision than
conventional FPUs. Analysis on a DNN convolution layer has
shown NTX’s Root Mean Squared Error (RMSE) to be 1.7×
lower than that of a 32 bit FPU.
The FMAC unit allows NTX to handle common matrix
operations such as inner/outer products and vector addi-
tions/multiplications. An additional comparator, index counter,
and ALU register enable various additional commands such
as finding minima/maxima, ReLU, thresholding and masking,
and memcpy/memset [12].
D. Hardware Loops and Address Generation
At the core of address generation in NTX are the five
Hardware Loops (HWLs). Each loop maintains a 16 bit counter
that has a programmable maximum count and can be enabled
or disabled. The counters form a cascade to implement nested
loops such that a loop wrapping from its maximum count
to zero will increment the next higher loop. Three Address
Generation Units (AGUs) allow NTX to keep track of three
pointers into memory. Each unit consists of a 32 bit register
holding the address and an adder. The address is incremented
every cycle by one of five programmable step sizes chosen
based on the outermost loop enabled in that cycle.
Figure 3a shows the pseudo code structure of nested loops
that NTX can natively perform. The number of loops (outer
level), position of the accumulator initialization (init level),
and position of the accumulator write back (store level) are
fully programmable. The AGUs provide addresses for the
memory reads and writes depicted, thus removing the need for
the majority of explicit load/store instructions. The operation
performed by the FPU always occurs in the innermost loop
and can be set to one of the commands listed in Figure 3b.
E. Offloading
Each NTX has a set of configuration registers that are
mapped into the memory space of the associated RISC-V core.
As such the program can directly access and modify these
registers, specifying the base address, strides, loop iterations,
and command to be executed. Writing to the command register
causes the current configuration to be copied into an internal
buffer and executed, allowing the CPU to prepare the next
command in parallel. All NTX attached to a core are aliased
to a broadcast address, allowing efficient setting of common
configuration values. This offloading scheme has proven to
be very lean and efficient [12], allowing each NTX to run
independently for thousands of cycles during which the RISC-
V core can perform other tasks such as data movement.
We subdivide kernels to be executed into tiles. The DMA
engine is used to copy input data into and results out of the
TCDM in a double buffering scheme, allowing the NTX co-
processors to operate on one buffer while the DMA operates on
another. This allows us to decouple and overlap computation
and data movement, thus hiding memory latency and fully
utilizing the available memory bandwidth.
III. EVALUATION AND RESULTS
A. Silicon Results
We have implemented and taped out an NTX cluster in
GLOBALFOUNDRIES’ 22FDX, a 22 nm FD-SOI technology.
Table I summarizes the figures of merit of our implementation.
Post-layout timings were extracted from Cadence Innovus and
used in a back-annotated gate-level simulation to obtain a trace
of the cluster performing computation and DMA operation.
This trace was then used in Innovus alongside the design to
estimate the power consumption. The cluster consists of one
RI5CY [18] processor core and eight NTX coprocessors which
operate on 64 kB of TCDM. A 2 kB instruction cache with
linear prefetching is located between the processor and the
memory interface. The TCDM and NTX operate at 1.25 GHz
in the worst case (0.72 V, 125 ◦C/−40 ◦C, SSG), while the
RISC-V processor and remaining cluster runs at half the speed,
625 GHz. In this corner the cluster occupies 0.51 mm2 at 59%
placement density while achieving a compute performance
of 20 Gflop/s and a memory bandwidth of 5 GB/s. Assum-
ing typical silicon (0.8 V, 25 ◦C, TT) the cluster consumes
186 mW of power while performing a 3×3 convolution, which
yields an energy efficiency of 108 Gflop/s W or conversely
9.3 pJ/flop.
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Table I
FIGURES OF MERIT OF ONE NTX CLUSTER IMPLEMENTED IN 22FDX.
Processors: 1 RISC-V Memory: 64 kB TCDM
8 NTX 2 kB ICACHE
Frequency: 1.25 GHz NTX Area: 0.51 mm2
625 MHz Cluster 59% density
Peak Perf.: 20 Gflop/s Power: 186 mW
5 GB/s Efficiency: 108 Gflop/s W
9.3 pJ/flop
64 kB TCDM
in 32 banks
2 kB ICACHE
Logorithmic
interconnect
8x NTX
coprocessors
1x RISC-V
processor and
peripherals
816µm
62
4µ
m
Figure 4. Floorplan of the NTX cluster as implemented in 22FDX. High-
lighted are the main area contributors: TCDM, logarithmic interconnect,
RISC-V processor and peripherals, NTX coprocessors, and the instruction
cache.
B. Evaluated Kernels
We estimate the execution time of a kernel based on the
model presented in [12]. The data is assumed to initially reside
outside the cluster, e.g. in a DRAM attached to the AXI port.
1) Basic Linear Algebra Subprograms: The AXPY (y =
a · x + y), matrix-vector product GEMV, and matrix-matrix
product GEMM are taken from the BLAS 1, 2, and 3 set of
kernels, respectively. For AXPY and GEMV the input data is
split into tiles that fit into the cluster’s TCDM memory, which
are then processed tile-by-tile. Data reuse, which manifests
itself as increased operational intensity, is limited by the kernel
itself as well as the size of the largest tile that fits into the
TCDM. For GEMM we use a block matrix multiplication to
subdivide the input matrices.
2) Convolutions: We evaluate 3 × 3, 5 × 5, and 7 × 7
convolutions as they commonly appear in DNNs [10]. Reuse
factors per image pixel are 9, 25, and 49, respectively. Larger
convolution kernels exhibit higher operational intensity since
input image pixels are reused for more operations, thus al-
lowing NTX to operate even further in the compute-bound
regime.
3) Stencils: Stencil codes are common in High Perfor-
mance Computing (HPC). We evaluate the Discrete Laplace
Operator [19] in one, two, and three dimensions with three,
five, and seven coefficients, respectively. Its star shaped access
pattern allows it to be computed efficiently on NTX by decom-
posing the kernel into its separate dimensions. Furthermore,
we also consider the diffusion kernel presented as an example
in [16] which has 13 coefficients and can be decomposed
into three separate NTX instructions with nine, two, and
two coefficients each. Together with convolutions these are
a representative sample of the common five- and nine-point
stencil shapes and beyond.
C. Roofline Model
The roofline model of one NTX cluster is depicted in
Figure 5. The eight NTX co-processors at 1.25 GHz achieve
20 Gflop/s of peak performance, while the AXI memory port
at 625 MHz can carry 5 GB/s of peak traffic. We estimate
the performance of different kernels by extrapolation of a
gate-level simulation of the 3 × 3 convolution. For the three
BLAS kernels AXPY, GEMV, and GEMM the NTX cluster
achieves close to maximum performance with a sufficiently
large problem size. AXPY and GEMV are memory bound
in all configurations, while GEMM quickly becomes com-
pute bound as operational intensity increases due to better
amortization of constant setup and write back overheads. The
investigated convolution kernels are all compute bound and
achieve close to maximum performance. The three Discrete
Laplace Operator [19] and the diffusion stencil [16] are all
memory bound, yet achieve close to maximum bandwidth
utilization since their regular structure is highly amenable to
execution on NTX.
We observe in simulations that the practically achievable
compute performance is limited by the probability of a banking
conflict in the TCDM interconnect, which causes an NTX stall.
This probability was measured to be around 13%, which puts
the maximum performance achievable in practice at around
17.4 Gflop/s. This also limits the expected maximum memory
bandwidth of the system for memory-bound kernels to around
4.35 Gflop/s.
The memory bound of the roofline plot is dictated by the
width of the AXI port of the cluster, which is a design
parameter. It was set to 64 bit to accommodate the bandwidth
requirements of DNN training and to facilitate system inte-
gration also with lower-end devices. This parameter could
be increased to 128 or 256 bit, raising the bandwidth limit
to 10 GB/s and 20 GB/s, respectively. This would allow the
cluster to sustain very high utilization also for operational
intensities down to 2 flop/B and 1 flop/B, respectively.
D. Neural Network Training Efficiency
To compare DNN training performance against other accel-
erators we reproduce Table II and Figure 6 from [12] with
updated numbers based on our implementation in 22FDX,
which provides a more accurate estimate of the performance
achievable with the resulting hardware. Among the custom
accelerators, DaDianNao has an efficiency of 65.8 Gop/s W
with fixed-point arithmetic, which is similar to the compu-
tationally equivalent NTX 128. ScaleDeep has an efficiency
of 100.8 Gflop/s W which is 1.3× higher than NTX 512,
the largest configuration considered by us. Furthermore our
architecture can achieve significantly higher energy efficiency
than a GPU at a comparable technology node (see Figure 6).
Considering the largest NTX configurations that do not require
additional LiMs, we achieve an efficiency increase of 2.5×
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Table II
COMPARISON BETWEEN DIFFERENT CONFIGURATIONS OF THE ARCHITECTURE PROPOSED IN THIS WORK, RELATED CUSTOM ACCELERATORS, AND
GPUS. THE ENERGY EFFICIENCIES REPORTED ARE WITH RESPECT TO TRAINING DIFFERENT DNNS. REFER TO [12] FOR A MORE DETAILED TREATMENT.
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ScaleDeep [6] 14 — — — 0.6 680 (c) 87.7 83.0 — 139.2 — — 100.8
GPUs
Tesla K80 28 40 561 — 0.59 8.74 (a) — 4.5 3.5 — 3.7 8.8 4.7
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Titan X 28 30 601 — 1.08 7.00 (a) 12.8 9.9 — 17.6 8.5 12.2 11.8
Tesla P100 16 21 610 — 1.3 10.6 (a) — 19.8 19.5 — 18.6 24.18 20.4
GTX 1080 Ti 16 20 471 — 1.58 11.3 (a) 20.1 16.6 — 27.6 13.4 19.56 18.9
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Figure 5. Roofline model of NTX for different kernels. For AXPY, GEMV,
and GEMM the vector length and matrix side length are indicated. For CONV
the size of the convolution kernel is indicated. LAP are discrete Laplace
operators in 1D, 2D, and 3D. DIFF is the diffusion stencil used as an example
in [16]. Note that LAP1D coincides with GEMV 16384.
from 11.8 Gop/s W to 29.5 Gop/s W in 22 nm, and an in-
crease of 3× from 20.4 Gop/s W to 63.5 Gop/s W in 14 nm.
We also reproduce Figure 7 from [12] with updated numbers
for 22FDX to compare the Gop/s of compute performance
per deployed amount of silicon for NTX and GPUs. Our
solution requires 10.4× less area to achieve the same compute
performance as a GPU.
IV. RELATED WORK
Acceleration of DNNs is a well researched field with a rich
literature. Goodfellow, et al. [1] provide a good coverage of
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Figure 6. Comparison of energy efficiency when training the networks listed
in Table II (geometric mean), with GPUs, NS [4], and the largest NTX
configurations that do not require additional LiMs. NTX 32 in 22 nm achieves
a 2.5× increase, and NTX 64 in 14 nm a 3× increase in efficiency over GPUs
in similar technology nodes.
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Figure 7. Comparison of the Gop/s of compute performance per deployed
area of silicon, for GPUs, NS [4], and the largest NTX configurations that do
not require additional LiMs. NTX 32 in 22 nm achieves a 6.5× increase, and
NTX 64 in 14 nm a 10.4× increase in area efficiency over GPUs in similar
technology nodes.
5
the mathematical background of Deep Learning, and [2] offer
an overview of techniques for efficient DNN inference and the
challenges involved. Dedicated DNN accelerators have mainly
focused on inference [3]–[5]. The increasing size of parameter
and training data of state-of-the-art networks [10], [11] provide
a compelling reason for PiM solutions. We observe that fewer
architectures that support both inference and training have
been proposed so far [6]–[8]. DaDianNao [7] is a multi-node
system achieving an energy efficiency of around 350 Gop/s W
for 16 bit fixed point arithmetic. ScaleDeep [6] is a multi-node
system with heterogeneous chips assembled from memory-
heavy and compute-heavy tiles that distribute the DNN state
across several chips and nodes, achieving a very high energy
efficiency around 332 Gflop/s W in a 14 nm technology. A
more detailed treatment of related accelerators can be found
in [12].
GPUs are commonly used for both inference and training,
where recent implementations on the GTX 780 and GTX Titan
reach 1650 Gflop/s at 250 W and 999 Gflop/s at 240 W,
which corresponds to 6.6 and 4.2 Gflop/s W, respectively
[4], [22]. Embedded GPUs like the Tegra K1 have lower
absolute throughput, but reach a energy efficiencies of around
7 Gflop/s W [22]. Newer GPU generations such as Pascal
offer High Bandwidth Memory (HBM) and 16 bit floating-
point (FP) support allowing for higher peak throughput and
efficiency of up to 10.6 Tflop/s and 20 Gflop/s W, respec-
tively [23], [24].
In the HPC domain stencil codes and general linear algebra
are crucial building blocks of many applications. The increas-
ing complexity and data volume of state-of-the-art problems
requires dedicated acceleration engines to keep power con-
sumption manageable. Green Wave [17] for example focuses
on solving 8th order Laplacian stencils for seismic modeling
applications using a large array of dedicated streaming nodes,
reaching 82.5 Gflop/s at 1.25 Gflop/s W. A GPU executing
the same stencil reaches 145 Gflop/s at 0.33 Gflop/s W, a
1.7× increased performance but at the cost of 3.5× less energy
efficiency [17]. We estimate NTX 16 to achieve 130 Gflop/s
at 11 Gflop/s W on the same stencil code. This suggests that
dedicated streaming-based accelerators for stencil codes and
linear algebra are an attractive proposition to reduce the energy
footprint of HPC applications.
V. CONCLUSION
We have presented an evaluation of the NTX floating point
co-processor [12] based on a concrete implementation taped
out in GLOBALFOUNDRIES’ 22FDX technology. Power anal-
ysis based on post-layout simulation confirms the estimates
in previous work. The hardware loop and FMAC capabilities
of NTX apply well to kernels beyond DNNs such as stencil
codes prevalent in HPC, while allowing NTX to achieve very
high utilization of its peak performance, and suggests that
the co-processor is capable of handling other well-structured
problems to be investigated further.
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